The implementation of these variants does not exploit the pipeline features ofthe TMS320C6x processor. The execution speed on the TMS320C6x for these variants can be slower than for the basic LMS algorithm due to additional decision-typeinstructions required for testing conditions involving the sign of the error signal orthe data sample.
đang được dịch, vui lòng đợi..
![](//viimg.ilovetranslation.com/pic/loading_3.gif?v=b9814dd30c1d7c59_8619)